Evidence for a Very Small Tunneling Effective
Mass (0.03m 0 ) in MOSFET High-k (HfSiON) Gate Dielectrics
I. INTRODUCTION
H IGH-k GATE dielectrics are currently largely employed in advanced MOSFET manufacturing. Thus, understanding the fundamental properties of high-k dielectrics is crucial. Relative to conventional SiO 2 and SiON counterparts, high-k dielectrics feature two fundamentally distinct properties: a narrower energy bandgap and a lower optical phonon energy [1] . Concerning electrons or holes tunneling in high-k dielectrics, their tunneling effective masses should, in principle, differ fundamentally from those of gate oxide. More recently, we have conducted experimental and modeling tasks on TaC/HfSiON/SiON n-MOSFETs and found that 2-D electrons in a HfSiON dielectric have a tunneling effective mass of around 0.03m 0 [2] . This value is quite unusual because it is far below that of gate oxide and is the smallest of high-k dielectrics to date. On the other hand, a countertrend with increasing effective oxide thickness (EOT) was experimentally observed [3] - [5] : HfO 2 gate tunneling leakage with respect to the SiO 2 one does not decrease as intuitively expected. To elucidate this, an intermixing action between a high-k dielectric and an interfacial layer was proposed [3] , [4] ; however, tunneling effective masses as responsible origins were not mentioned there.
The aim of this letter is to provide extra evidence to confirm the existence of a very small tunneling effective mass and make it one of the fundamental properties of the high-k HfSiON dielectric. In a sense, the current understanding of the observed gate tunneling leakage suppression [3] - [5] is able to be significantly enhanced.
II. EXPERIMENT
TaC/HfSiON/SiON n-and p-MOSFETs were fabricated in a manufacturing process detailed elsewhere [6] . A TEM picture of the underlying TaC/HfSiON/SiON/Si system is shown in Fig. 1 . The corresponding energy band diagram is together plotted for a p-MOSFET in flatband condition. All relevant material and process parameters are labeled in Fig. 1 , along with the corresponding values. By performing a quantum mechanical numerical fitting of gate capacitance C g -V g measured from the p-MOS device in inversion, we obtained T aC work function = 4.48 eV, EOT = 1.5 nm, and n-type substrate doping concentration = 1 × 10 17 cm −3 . Evidently, the p-MOS gate stack is slightly larger than the n-MOS one (1.4 nm) [2] . We attributed this to the different nitrogen concentrations encountered. To meet the same EOT (1.5 nm), ε IL in the interface layer (IL) was changed to 6.2ε 0 . The corresponding ϕ ILC and ϕ ILV were 2.54 and 3.06 eV, respectively [7] .
The carrier separation method in inversion condition was employed. The measured terminal currents are shown in Figs. 2 and 3 for n-and p-MOSFETs, respectively. In the inset of the figure, the carrier separation measurement setup is shown. In Fig. 3 , one can see that I g comprises two distinct components: 1) I S/D due to hole tunneling from the inversion layer and 2) I b due to 3-D electron tunneling from the metal side. In Fig. 3 , we inserted experimental C g -V g for p-MOSFET in inversion, along with the aforementioned curve fitting. The corresponding energy band diagrams and tunneling paths are shown in Fig. 4 .
III. CALCULATION AND FITTING
A quantum gate tunneling simulator [2] , [8] ϕ kC = 1.1 eV, ε k = 12.4ε 0 , m * ILC = 0.95m 0 , ε IL = 7ε 0 , and ϕ ILC = 2.36 eV) [2] , the calculated I S/D of the n-MOSFET and, hence, its d ln(I g )/dV g are shown in Fig. 2 . The opposite tunneling case, namely the I b of the p-MOSFET in inversion, should encounter the same tunneling parameters. To testify to this, we quoted an existing formula [9] , and thereby, the underlying I b can be written as
where m * M (= 1.0m 0 ) is the metal electron mass; E is the allowed electron energy, as shown in Fig. 4 for the p-MOSFET, ϕ 4 therein) are modified according to the energy band diagram in Fig. 4 . Strikingly, the resulting I b appears to match the experimental data well, as shown in Fig. 3 . This was achieved without changing any parameters.
Next, the values of m * k = 0.03m 0 and m * ILV = 0.65m 0 were drawn from a fitting of the experimental I b of the n-MOSFET in inversion. This was done by using (1) but with the following changes: m * M was replaced by a valence-band electron effective mass of 0.65m 0 [9] , E max was redefined as the difference between metal Fermi level and silicon valence-band edge, and the corresponding criteria (ϕ 1 , ϕ 2 , ϕ 3 , and ϕ 4 ) for T WKB were altered, in accordance with the energy band diagram in Fig. 4 . The fitting quality is fairly good, as shown in Fig. 2 .
Physically speaking, m * ILh in IL should be equal or close to m * ILV . In this work, we made m * ILh = 0.65m 0 . To calculate the hole tunneling component I S/D of the p-MOSFET, a hole tunneling simulator [8] was utilized. T WKB can be easily modified accordingly. Then, a comparison of the calculated I S/D with the experimental one led to ϕ kV = 3.1 eV. As shown in Fig. 3 , good fitting holds again.
IV. DISCUSSION
To see the individual effects of varying t k and t IL , we show in Fig. 5 the simulated I g due to electron tunneling from the inversion layer, plotted versus EOT for three t IL values. The simulation points are also labeled with corresponding t k . In addition, the simulated I g was found to match existing data in the same manufacturing process [6] , as shown in the inset of the figure for two different combinations of t k and t IL .
From Fig. 5 , we can see the following: 1) the gate leakage increases with decreasing EOT, in agreement with [3] - [5] , and 2) an increase in t IL can suppress I g more significantly than t k . We also show in Fig. 5 that reducing t IL will seriously increase I g until it is intolerably high. This seems to be inconsistent with recent experiments [5] : I g through HfO 2 is tolerable even for the case of t IL approaching zero. However, one of the fundamental differences should be kept in mind: HfO 2 permittivity is higher than that of HfSiON, and as a consequence of maintaining the same EOT, the HfO 2 dielectric is much thicker. Indeed, this is the fact since a fair comparison of experimental I g between HfSiON and HfO 2 has been published in the literature [6] .
As corroborated earlier, a fundamental very small tunneling effective mass is existent. In this sense, a tunneling effective mass point of view is able to enhance current understanding of the observed I g suppression [3] , [4] . First, the HfO 2 dielectric is featured by a very small m * k while the interfacial layer can have a much higher m * IL . Next, as stated in [3] and [4] , extra annealing treatments increase t IL while simultaneously making more hafnium atoms appear in the regrown interfacial layer. Thus, the corresponding m * IL is likely to be lowered according to this work. Consequently, the gate leakage suppression ability relative to the SiO 2 gate oxide is degraded, as experimentally observed [3] , [4] .
V. CONCLUSION
Characterization and modeling of gate tunneling components of TaC/HfSiON/SiON complementary MOSFETs in inversion have been carried out. A fundamental tunneling effective mass featuring a very small value has been corroborated in the HfSiON dielectric. Current understanding of gate leakage suppression has been substantially enhanced.
